

SINGLE BOARD COMPUTER FOR SPACE

Als a

- Proven in Space
- Best Single Event Performance
- Seamless Error Correction
- Wide Range of Processing Power
- Highest Design Margin

SCS750[®] FLIGHT MODULE

Overview of Specifications

- Proven in space TRL-9
- Wide range of operating capability:
 - 200 1800 MIPS
 - 7 30 watts typical
- Speed and power settings can be managed via software in real time; no reboot required.
- Outstanding SBC radiation hardness
 - TID greater than 100 krad (Si)
 - SEU hard
 - SEL immune
- Standard development platform VxWorks®

The **SCS750**[®] Single Board Computer is DDC's answer to the space industry's need for both mid- and high-performance computing, and on-board data processing requiring the upmost

data management and manipulation on the spacecraft, which requires a large amount of processing power. The **SCS750**° SBC enables satellite designs to dramatically increase errorfree, on-board data processing, mission planning, and critical decision-making.

The **SCS750**[®] SBC has been designed to operate in a cPCI system targeting high performance computing for the most demanding space applications. Its design decisions have been driven by a guarantee of the highest reliability and performance. DDC has developed a comprehensive strategy to provide total dose, latch-up, and upset hardness for the **SCS750**[®] SBC.

DDC's SCS750[®] Single Board Computer has become the benchmark against which all space processor boards are measured.



Rad Hard Architecture



-Single Event Upset Mitigation





Triple Redundant Processing















RADIATION TOLERANCE

- One board upset every 80 years in GEO orbit and 115 years in LEO orbit
- TID: > 100 krad (Si) orbit dependent
- SEL (th): 84 MeV-cm²/mg (room temperature)

(3) FULLY TMR PROTECTED PROCESSORS

- PowerPC 750FX[™] on silicon on insulator (SOI), 0.13um
- 2.32 Dhrystone MIPS/MHz
- > 1800 Dhrystone MIPS @ 800MHz
- 400 to 800MHz Software selectable core clock rate

L1 CACHE

- 32 KByte Instruction with parity
- 32 KByte Data with parity

L2 CACHE

• 512 KByte on-chip with ECC @ CPU core clock rate

MEMORY

VOLATILE

 256 MByte SDRAM - Reed-Solomon protected - Double Device Data Correction

NON-VOLATILE

- 8 MByte EEPROM ECC protected
 - 7.0 MByte EEPROM available to user
 - 0.5 MByte Primary SuROM
 - 0.5 MByte Secondary SuROM (autoswap on primary failure)

INTERFACES

cPCI BUS

- 6U
- 3.3V
- 32 bit, 33MHz
- Master/Target & Syscon/Peripheral

1553

- BC/RT/MT
- SEU Immune

SERIAL

- UART (Asynchronous), LVDS
- (2) USRTs (Synchronous), LVDS

PROGRAMMABLE I/O

• 32 Programmable General Purpose I/O (GPIO)

POWER

7 - 30 watts (typical) dependent on clock rate/MIPS requirements
5V for 1553 interface, 3.3V for rest of board

OPERATING SYSTEM

· VxWorks, Tornado

TEMPERATURE

- -30°C to +65°C (Acceptable levels)
- -40°C to +70°C (Qualification levels)

MECHANICAL

- 6u x 160mm
 - 1.5 Kg (3.3 Lbs.) Max

MODELS

SCS750F - FLIGHT CONFIGURATION

- Rad-Tolerant, Class "S" or equivalent components
- Conduction cooled
- Flight cPCI connectors

SCS750E - ENGINEERING CONFIGURATION (EM)

- · Parts identical to flight (but not screened to flight level)
- Conduction cooled
- Flight cPCI connectors

SCS750D - ENGINEERING DESIGN CONFIGURATION (EDM)

- Commercial components
- Full hardware & software compatibility w/ E & F models
- Conduction or convection cooled

SCS750P - PROTOTYPE CONFIGURATION (PEM)

- Commercial components
- Similar functionality to D, E & F models
- Convection cooled

All models are available with an optional 1553 interface

Deliverables

- Board support package
- Management documents
- Product assurance documents
- Engineering and verfication documents
- Manufacturing and test documents

Worldwide Headquarters

DDC 3888 Calle Fortunada • San Diego, CA 92123 • USA PHONE: (631) 567-5600 FAX: (631) 567-7358 EMAIL: service@ddc-web.com All specifications are subject to change.

