Device Engineering Incorporated

385 E. Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com

BD429/DEI0429 FAMILY ARINC 429/RS-422 Line Driver Integrated Circuit


Features:

- ARINC 429 Line Driver for HI speed (100 kHz) and LOW speed (12.5 kHz) data rates
- Pin for Pin replacement part for industry standard ARINC 429 Line Drivers
- Available in a 16 Pin SOIC (WB), 16 Pin CERDIP, 16 Lead Ceramic SOP,
- 28L CLCC and 28L PLCC
- Low EMI RS-422 line driver mode for data rates up to 100 kHz
- Adjustable slew rates via two external capacitors
- Inputs are TTL and CMOS compatible
- Low quiescent power of 125mW (typical)
- Programmable output differential range via VREF pin
- Outputs are fused for failsafe overvoltage protection
- Drives full ARINC load of 400 Ω and 30,000 pF
- Extended (-55°C/+85°C) and Military (-55°C/+125°C) temperature ranges
- 100% Final Testing









© 2016 Device Engineering Incorporated

General Description:

The BD429 ARINC Line Driver Circuit is a bipolar monolithic IC designed to meet the requirements of several general aviation serial data bus standards. These include the differential bipolar RZ types such as ARINC 429, ARINC 571, and ARINC 575, as well as the differential NRZ types such as the RS-422 standard.

Functional Description:

Modes: The BD429 operates in either a 429 mode or a 422 mode as controlled by the 429/422' pin.

<u>429 Mode</u>: In 429 mode, the serial data is presented on the DATA(A) and DATA(B) inputs in the dual rail format defined in the *MARK 33 Digital Information Transfer System – ARINC Specification 429-10*. The driver is enabled by the SYNC and CLOCK inputs. The output voltage level is programmed by the V_{REF} input and is normally tied to +5VDC along with V₁ to produce output levels of +5 volts, 0 volts, and -5 volts on each output for ±10 volts differential outputs. * See Figure 4.

<u>422 Mode:</u> In 422 mode, the serial data is presented on DATA(A) input. The driver is enabled by the SYNC and CLOCK inputs. The outputs swings between 0 volts and +5 volts if V_{REF} is at +5VDC. *See Figure 5.

<u>Output Resistance:</u> The driver output resistance is $75\Omega \pm 20\%$ at room temperature; 37.5Ω on each output. The outputs are also fused for failsafe protection against shorts to aircraft power. The output slew rate is controlled by external timing capacitors on C_A and C_B. Typical values are 75pF for 100 KHz data and 500pF for 12.5 KHz data.

				Table 1: 1	Fruth Table			
	429/422' NOTE 1	SYNC NOTE 2	CLOCK NOTE 2	DATA(A) NOTE 2	DATA(B) NOTE 2	A _{OUT}	B _{OUT}	COMMENTS
	н	L	Х	Х	Х	0	0	NULL
42	н	Х	L	x	Х	0	0	NULL
9	н	н	н	L	L	0	0	NULL
M O	н	н	н	н	н	0	0	NULL
D	н	н	н	н	L	+V _{REF}	$-V_{REF}$	LOGIC 1
E	н	Н	н	L	н	$-V_{REF}$	$+V_{REF}$	LOGIC 0
4	L	L	Х	Х	Х	+V _{REF}	0	NULL
2 M	L	Х	L	X	Х	+V _{REF}	0	NULL
422MODE	L	Н	н	L	Х	0	+V _{REF}	LOGIC 0
Ē	L	Н	н	н	х	+V _{REF}	0	LOGIC 1

NOTES:

1. The 429/422' pin is internally pulled up to V₁ through a $10k\Omega$ resistor. So, if no external connection is made to this pin, it will force the chip into the 429 mode.

2. X = Don't care.

Table 1: Truth Table




Figure 3: DIP, SOIC & CSOP Pinout

Figure 2: PLCC & CLCC Pinout

Pin Name	Description							
Vref	Analog Input. The voltage on V_{REF} sets the output voltage levels on A_{OUT} and B_{OUT} . The output logic levels swing between + V_{REF} , 0 volts, and - V_{REF} volts.							
NC	No Connect							
SYNC	Logic input. Logic 0 forces outputs to NULL state. Logic 1 enables data transmission.							
DATA(A) DATA(B)	Logic inputs. These signals contain the Serial Data to be transmitted on the ARINC 429 data bus Refer to Figure 4and Figure 5.							
C _A C _B	Analog Nodes. External timing capacitors are tied from these points to ground to establish the output signal slew rate. Typical $C_A = C_B = 75$ pF for 100 kHz data and $C_A = C_B = 500$ pF for 12.5 kHz data. *							
А _{ОUT} Воuт	Outputs. These are the line driver outputs which are connected to the aircraft serial data bus.							
-V	Negative Supply Input. –15VDC nominal.							
GND	Ground.							
+V	Positive Supply Input. +15VDC nominal.							
CLOCK	Logic input. Logic 0 forces outputs to NULL state. Logic 1 enables data transmission.							
429/422'	Logic Input. Mode control for ARINC 429 and RS-422 modes. An internal $10K\Omega$ pull up resistor keeps the chip in ARINC 429 mode when there is no external connection. This creates a default logic 1, enabling the ARINC 429 mode. A forced logic 0 enables the RS-422 mode.							
V ₁	Logic Supply Input. +5VDC nominal.							

PARAMETER	SYMBOL	RATING	UNITS
Voltage between pins +V and –V		40	V
V1 Maximum Voltage	V ₁	7	V
V _{REF} Maximum Voltage	VREF	6	V
DATA(A) Max Input Voltage DATA(B) Max Input Voltage	Vdata(a) Vdata(b)	(GND-0.3V) to (V ₁ + 0.3V)	V
Lead Soldering Temperature (10 sec duration, thru-hole packges)	T _{SLD}	280	٥C
Storage Temperature	Tstg	-65 to +150	°C
Max Junction Temperature Ceramic Package & Plastic Package short term operation	Tj max1	+175	°C
Max Junction Temperature Plastic Package Limit (prolonged operation)	Tj max2	+145	°C
Output Short Circuit Duration		See Note 1	
Output Over-Voltage Protection		See Note 2	
Power Dissipation		See Table 5 below	

1. One output at a time can be shorted to ground indefinitely.

2. Both outputs are fused at between 0.5 Amp DC and 1.0 Amp DC to prevent an over-voltage fault from coupling onto the system power bus.

Table 4: Operating Range								
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS			
Positive Supply Voltage	+V	+11.4		16.5	VDC			
Negative Supply Voltage	-V	-11.4		-16.5	VDC			
V1	V1	+4.75	+5	+5.25	VDC			
V _{REF} (For ARINC 429)	V _{REF}	+4.75	+5	+5.25	VDC			
VREF (For other applications)	VREF	+3		+6	VDC			
Operating Temperature (Plastic Package)	TA	-55		+85	°C			
Operating Temperature (Ceramic Package)	TA	-55		+125	°C			

Thermal Management

Device power dissipation varies greatly as a function of data rate, load capacitance, data duty cycle, and supply voltage. Proper thermal management is important in designs operating at the HI speed data rate (100KBS) with high capacitive loads and high data duty cycles.

Power dissipation may be estimated from **Table 5** "Power Dissipation Table". Device power dissipation (Pd) is indicated for 100% data duty cycle with no word gap null times and should be adjusted for the appropriate data duty cycle (DC). Pd(application) = DC * [Pd(table) - 145mW] + 145mW, where DC is the application data duty cycle, Pd(table) is the Pd from the table for the indicated data rate and bus load, and 145mW is the quiescent power. The application's data duty cycle (DC) for 100KBS operation is calculated as:

DC = (total bits transmitted in 10 sec period / 1,000,000) =


(32 x total ARINC words transmitted in 10 sec period / 1,000,000).


Heat transfer from the IC package should be maximized. Use maximum trace width on all power and signal connections at the IC. Place vias on the signal/power traces close to the IC to maximize heat flow to the internal power planes. If possible, design a solid heat spreader land under and beyond the IC to maximize heat flow from the device.

					-	ation table	4.0000/40.00	00 - F	
		00% Duty Cycle,	Full Load	$= 400\Omega/3$	30,000pF		$= 4,000\Omega/10,00$		
				Ne	45)/		BD429		
	RATE	LOAD NONE	+V @ 15V	-	-15V	@5V	POWER	POWER	
	0 to 100kbps	NONE	2.0mA	-5.0)mA	4mA	125mW	0.0mW	
· · · ·	12.5kbps	FULL	16.0mA	19.0	DmA	4mA	485mW	60.0mW	
	100kbps	FULL	48.0mA	51.0	DmA	4mA	1194mW	325.0mW	
-	12.5kbps	HALF	6.0mA	8.0	mW	4mA	196mW	30.0mW	
	100kbps	HALF	22.0mA	25.0	DmA	4mA	561mW	162.5mW	
		Та	ble 6: D	C Elect	rical Cl	naracteris	tics		
Condition	ns: Temperat					' = +11.4VDC to rcuit (unless othe		-11.4VDC to -16.5VI	
SYM	BOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST	CONDITIONS	
IQ-	+V	Quiescent +V supply current	-	2	-	mA		ad. 429 mode. DCK = SYNC = LOW	
IQ	-V	Quiescent -V supply current	-	5	-	mA		ad. 429 mode. DCK = SYNC = LOW	
IQ'	V1	Quiescent V1 supply current	-	4	-	mA		ad. 429 mode. DCK = SYNC = LOW	
IQV	REF	Quiescent V _{REF} supply current	-	10	-	μΑ		ad. 429 mode. DCK = SYNC = LOW	
V	IH	Logic 1 Input V	2.0	-	-	V	1	No Load.	
V	L	Logic 0 Input V	-	-	0.6	V	No Load.		
lu	н	Logic 1 Input I	-	-	10	μΑ	No Load.		
I	L	Logic 0 Input I	-	-	-20	μΑ	No Load. (429/4	422´ Pin I⊾= -2mA ma	
I _{OH}	ISC	Output Short Circuit Current (Outpu High)	t -80	-	-	mA	Short to Ground		
lol	sc	Output Short Circuit Current (Output Low)	80	-	-	mA	Sho	rt to Ground	
Vo	ЮН	Output Voltage HIGH (+1)	V _{REF} - 250mV	V_{REF}	V _{REF} + 250mV	v	No Lo	ad. 429 Mode.	
V _N	ULL	Output Voltage NULL (0)	-250	-	+250	mV	No Lo	ad. 429 Mode.	
Vo	DL	Output Voltage LOW. (-1)	-V _{REF} – 250mV	-V _{REF}	-V _{REF +} 250mV	V	No Load. 429 Mode.		
lc	т	Timing Capacitor					No Loa	ad. 429 Mode.	
+	_	Charge Current $C_A(+1) C_B(-1)$	-	+200	-	μΑ	SYNC =	CLOCK = HIGH	
-		$C_{A}(-1) C_{B}(+1)$		-200		μΑ	C_A and C_B	held at zero volts.	
ISC	(+V)	+V Short Circuit Supply Current	-	-	+150	mA	Output	short to ground	
ISC	(-V)	-V Short Circuit Supply Current	-	-	-150	mA	Output	short to ground	
Rc	DUT	Resistance on each output	-	37.5	-	Ω	Roon	n Temp Only	
			1		1				

AC ELECTRICAL CHARACTERISTICS

Figure 4 and Figure 5 show the output waveforms for the ARINC 429 and RS-422 modes of operation. The output slew rates are controlled by timing capacitors C_A and C_B . They are charged by ±200µA nominal. Slew Rate (SR) measured as V/µsec, is calculated by:









Table 8: Ordering Information									
DEI PART NUMBER	MARKING								
(2)	(1)		PACKAGE	TEMP RANGE	PROCESSING				
BD429	BD429		16 CERDIP	-55 / +125 °C	CERAMIC BURN IN				
	BD429								
BD429-G	E3	(1)	16 CERDIP G	-55 / +125 °C	CERAMIC BURN IN				
	BD429A								
BD429A-G	E4	(1)	16 SOIC WB G	-55 / +85 °C	PLASTIC STANDARD				
	BD429A1								
BD429A1-G	E4	(1)	16 SOIC WB G	-55 / +85 °C	PLASTIC BURN IN				
BD429B	BD429B		28 PLCC	-55 / +85 °C	PLASTIC STANDARD				
	BD429B								
BD429B-G	E3	(1)	28 PLCC G	-55 / +85 °C	PLASTIC STANDARD				
DEI0429-WMS	DEI0429-WMS	S	16 CSOP	-55 / +125 °C	CERAMIC STANDARD				
DEI0429-WMB	DE10429-WME	3	16 CSOP	-55 / +125 °C	CERAMIC BURN IN				
DEI0429-EES	DEI0429-EES		28 LCC	-55 / +85 °C	CERAMIC STANDARE				
DEI0429-EMS	DEI0429-EMS	5	28 LCC	-55 / +125 °C	CERAMIC STANDAR				
DEI0429-EMB	DEI0429-EME	3	28 LCC	-55 / +125 °C	CERAMIC BURN IN				


Notes:


All packages marked with Lot Code and Date Code. "E3" or "E4" after Date Code Denotes Pb Free category.
Suffix legend: -XYZ: X = package code, Y = temperature range code, Z = process flow code.

Table 9: Screening Process									
	PLASTIC STANDARD	PLASTIC BURN IN	CERAMIC STANDARD	CERAMIC BURN IN					
THERMAL CYCLE MIL-STD-883B M1010.4 Cond. B	NO	NO	10 Cycles	10 Cycles					
GROSS & FINE LEAK	NO	NO	YES	YES					
BURN IN MIL-STD-883B M1015 Cond. A	NO	160 hrs @ +125 °C	NO	96 hrs @ +125 °C					
ELECTRICAL TEST:									
ROOM TEMPERATURE	100%	100%	100%	100%					
HIGH TEMPERATURE	100% @ +125 °C	100% @ +125 °C	100% @ +125 °C	100% @ +125 °C					
LOW TEMPERATURE	0.65% AQL@-55°C	0.65% AQL@-55°C	0.65% AQL@-55°C	0.65% AQL@-55°C					

PACKAGE TYPE	PACKAGE REF	THERMAL RESIST. θJC / θJA (⁰C/W)	JEDEC MOISTURE SENSITIVITY LEVEL & PEAK BODY TEMP	LEAD FINISH MATERIAL / JEDEC Pb-Free CODE	Pb Free DESIGNATON	JEDEC MO				
16L CERAMIC DIP	16 CERDIP	35 / 75	HERMETIC	SnPb solder	Not Pb-free	MS-030- AC				
16L CERAMIC DIP, GREEN	16 CERDIP G	35 / 75	HERMETIC	Sn Solder Sn96.5/Ag 3/Cu 0.5 e3	Pb Free solder terminals	MS-030- AC				
16L SOIC WIDE BODY, GREEN	16 SOIC WB G	25 / 75 (4L PCB)	MSL 1 260°C	NiPdAu e4	RoHS Compliant	MS-013- AA				
16L CERAMIC SOP	16 CSOP	23 / TBD	HERMETIC	Au e4	Pb Free solder terminals	na				
28L PLCC	28 PLCC	25 /55 (4L PCB)	MSL 3 235°C	SnPb	Not Pb-free	MS-018- AB				
28L PLCC, GREEN	28 PLCC G	25 /55 (4L PCB)	MSL 3 245°C	Matte Sn e3	RoHS Compliant	MS-018- AB				
28L CERAMIC LEADLESS CHIP CARRIER	28 LCC	14 / 60	HERMETIC	Au e4	Pb Free solder terminals	na				







© 2016 Device Engineering Incorporated

