


Device Engineering Incorporated

385 E. Alamo Drive
 Chandler, AZ 85225
 Phone: (480) 303-0822
 Fax: (480) 303-0824
 E-mail: admin@deiaz.com

BD429/DEI0429 FAMILY ARINC 429/RS-422 Line Driver Integrated Circuit

Features:

- ARINC 429 Line Driver for HI speed (100 kHz) and LOW speed (12.5 kHz) data rates
- Pin for Pin replacement part for industry standard ARINC 429 Line Drivers
- Available in a 16 Pin SOIC (WB), 16 Pin Cerdip, 16 Lead Ceramic SOP,
- 28L CLCC and 28L PLCC
- Low EMI RS-422 line driver mode for data rates up to 100 kHz
- Adjustable slew rates via two external capacitors
- Inputs are TTL and CMOS compatible
- Low quiescent power of 125mW (typical)
- Programmable output differential range via V_{REF} pin
- Outputs are fused for failsafe overvoltage protection
- Drives full ARINC load of 400Ω and 30,000pF
- Extended (-55°C/+85°C) and Military (-55°C/+125°C) temperature ranges
- 100% Final Testing



General Description:

The BD429 ARINC Line Driver Circuit is a bipolar monolithic IC designed to meet the requirements of several general aviation serial data bus standards. These include the differential bipolar RZ types such as ARINC 429, ARINC 571, and ARINC 575, as well as the differential NRZ types such as the RS-422 standard.

Functional Description:

Modes: The BD429 operates in either a 429 mode or a 422 mode as controlled by the 429/422' pin.

429 Mode: In 429 mode, the serial data is presented on the DATA(A) and DATA(B) inputs in the dual rail format defined in the *MARK 33 Digital Information Transfer System – ARINC Specification 429-10*. The driver is enabled by the SYNC and CLOCK inputs. The output voltage level is programmed by the V_{REF} input and is normally tied to +5VDC along with V_1 to produce output levels of +5 volts, 0 volts, and -5 volts on each output for ± 10 volts differential outputs. * See Figure 4.

422 Mode: In 422 mode, the serial data is presented on DATA(A) input. The driver is enabled by the SYNC and CLOCK inputs. The outputs swings between 0 volts and +5 volts if V_{REF} is at +5VDC. *See Figure 5.

Output Resistance: The driver output resistance is $75\Omega \pm 20\%$ at room temperature; 37.5Ω on each output. The outputs are also fused for failsafe protection against shorts to aircraft power. The output slew rate is controlled by external timing capacitors on C_A and C_B . Typical values are 75pF for 100 KHz data and 500pF for 12.5 KHz data.

Table 1: Truth Table

	429/422' NOTE 1	SYNC NOTE 2	CLOCK NOTE 2	DATA(A) NOTE 2	DATA(B) NOTE 2	A _{OUT}	B _{OUT}	COMMENTS
4 2 9 M O D E	H	L	X	X	X	0	0	NULL
	H	X	L	X	X	0	0	NULL
	H	H	H	L	L	0	0	NULL
	H	H	H	H	H	0	0	NULL
	H	H	H	H	L	+V _{REF}	-V _{REF}	LOGIC 1
	H	H	H	L	H	-V _{REF}	+V _{REF}	LOGIC 0
4 2 2 M O D E	L	L	X	X	X	+V _{REF}	0	NULL
	L	X	L	X	X	+V _{REF}	0	NULL
	L	H	H	L	X	0	+V _{REF}	LOGIC 0
	L	H	H	H	X	+V _{REF}	0	LOGIC 1

NOTES:

1. The 429/422' pin is internally pulled up to V_1 through a 10k Ω resistor. So, if no external connection is made to this pin, it will force the chip into the 429 mode.
2. X = Don't care.

Table 1: Truth Table




Figure 3: DIP, SOIC & CSOP Pinout




Figure 2: PLCC & CLCC Pinout

Table 2: Pin Descriptions

Pin Name	Description
V _{REF}	Analog Input. The voltage on V _{REF} sets the output voltage levels on A _{OUT} and B _{OUT} . The output logic levels swing between +V _{REF} , 0 volts, and -V _{REF} volts.
NC	No Connect
SYNC	Logic input. Logic 0 forces outputs to NULL state. Logic 1 enables data transmission.
DATA(A) DATA(B)	Logic inputs. These signals contain the Serial Data to be transmitted on the ARINC 429 data bus. Refer to Figure 4 and Figure 5.
C _A C _B	Analog Nodes. External timing capacitors are tied from these points to ground to establish the output signal slew rate. Typical C _A = C _B = 75pF for 100 kHz data and C _A = C _B = 500pF for 12.5 kHz data. *
A _{OUT} B _{OUT}	Outputs. These are the line driver outputs which are connected to the aircraft serial data bus.
-V	Negative Supply Input. -15VDC nominal.
GND	Ground.
+V	Positive Supply Input. +15VDC nominal.
CLOCK	Logic input. Logic 0 forces outputs to NULL state. Logic 1 enables data transmission.
429/422'	Logic Input. Mode control for ARINC 429 and RS-422 modes. An internal 10KΩ pull up resistor keeps the chip in ARINC 429 mode when there is no external connection. This creates a default logic 1, enabling the ARINC 429 mode. A forced logic 0 enables the RS-422 mode.
V ₁	Logic Supply Input. +5VDC nominal.

*C_A and C_B pin voltages swing between ±5 volts. Any electronic switching of the capacitor on the pins must not inhibit the full voltage swings.

Table 3: Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNITS
Voltage between pins +V and -V		40	V
V ₁ Maximum Voltage	V ₁	7	V
V _{REF} Maximum Voltage	V _{REF}	6	V
DATA(A) Max Input Voltage DATA(B) Max Input Voltage	V _{DATA(A)} V _{DATA(B)}	(GND-0.3V) to (V ₁ + 0.3V)	V
Lead Soldering Temperature (10 sec duration, thru-hole packages)	T _{SLD}	280	°C
Storage Temperature	T _{STG}	-65 to +150	°C
Max Junction Temperature Ceramic Package & Plastic Package short term operation	T _{J MAX1}	+175	°C
Max Junction Temperature Plastic Package Limit (prolonged operation)	T _{J MAX2}	+145	°C
Output Short Circuit Duration	See Note 1		
Output Over-Voltage Protection	See Note 2		
Power Dissipation	See Table 5 below		

Notes.

1. One output at a time can be shorted to ground indefinitely.
2. Both outputs are fused at between 0.5 Amp DC and 1.0 Amp DC to prevent an over-voltage fault from coupling onto the system power bus.

Table 4: Operating Range

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Positive Supply Voltage	+V	+11.4		16.5	VDC
Negative Supply Voltage	-V	-11.4		-16.5	VDC
V ₁	V ₁	+4.75	+5	+5.25	VDC
V _{REF} (For ARINC 429)	V _{REF}	+4.75	+5	+5.25	VDC
V _{REF} (For other applications)	V _{REF}	+3		+6	VDC
Operating Temperature (Plastic Package)	T _A	-55		+85	°C
Operating Temperature (Ceramic Package)	T _A	-55		+125	°C

Thermal Management

Device power dissipation varies greatly as a function of data rate, load capacitance, data duty cycle, and supply voltage. Proper thermal management is important in designs operating at the HI speed data rate (100KBS) with high capacitive loads and high data duty cycles.

Power dissipation may be estimated from **Table 5** "Power Dissipation Table". Device power dissipation (Pd) is indicated for 100% data duty cycle with no word gap null times and should be adjusted for the appropriate data duty cycle (DC). Pd(application) = DC * [Pd(table) - 145mW] + 145mW, where DC is the application data duty cycle, Pd(table) is the Pd from the table for the indicated data rate and bus load, and 145mW is the quiescent power. The application's data duty cycle (DC) for 100KBS operation is calculated as:

$$DC = (\text{total bits transmitted in 10 sec period} / 1,000,000) = \\ (32 \times \text{total ARINC words transmitted in 10 sec period} / 1,000,000).$$

Heat transfer from the IC package should be maximized. Use maximum trace width on all power and signal connections at the IC. Place vias on the signal/power traces close to the IC to maximize heat flow to the internal power planes. If possible, design a solid heat spreader land under and beyond the IC to maximize heat flow from the device.

Table 5: Power Dissipation table						
100% Duty Cycle, Full Load = 400Ω/30,000pF Half Load = 4,000Ω/10,000pF						
DATA RATE	LOAD	+V @ 15V	-V @ -15V	V ₁ + V _{REF} @5V	BD429 POWER	LOAD POWER
0 to 100kbps	NONE	2.0mA	-5.0mA	4mA	125mW	0.0mW
12.5kbps	FULL	16.0mA	19.0mA	4mA	485mW	60.0mW
100kbps	FULL	48.0mA	51.0mA	4mA	1194mW	325.0mW
12.5kbps	HALF	6.0mA	8.0mW	4mA	196mW	30.0mW
100kbps	HALF	22.0mA	25.0mA	4mA	561mW	162.5mW

Table 6: DC Electrical Characteristics						
Conditions: Temperature: -55°C to +125°C Ceramic, -55°C to +85°C Plastic, +V = +11.4VDC to +16.5VDC, -V = -11.4VDC to -16.5VDC; V ₁ = V _{REF} = +5VDC ±5%, 429/422' = Open Circuit (unless otherwise noted.)						
SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
I _{Q+V}	Quiescent +V supply current	-	2	-	mA	No Load. 429 mode. DATA = CLOCK = SYNC = LOW
I _{Q-V}	Quiescent -V supply current	-	5	-	mA	No Load. 429 mode. DATA = CLOCK = SYNC = LOW
I _{QV₁}	Quiescent V ₁ supply current	-	4	-	mA	No Load. 429 mode. DATA = CLOCK = SYNC = LOW
I _{QV_{REF}}	Quiescent V _{REF} supply current	-	10	-	μA	No Load. 429 mode. DATA = CLOCK = SYNC = LOW
V _{IH}	Logic 1 Input V	2.0	-	-	V	No Load.
V _{IL}	Logic 0 Input V	-	-	0.6	V	No Load.
I _{IH}	Logic 1 Input I	-	-	10	μA	No Load.
I _{IL}	Logic 0 Input I	-	-	-20	μA	No Load. (429/422' Pin I _{IL} = -2mA max)
I _{O_{HSC}}	Output Short Circuit Current (Output High)	-80	-	-	mA	Short to Ground
I _{O_{LSC}}	Output Short Circuit Current (Output Low)	80	-	-	mA	Short to Ground
V _{OH}	Output Voltage HIGH. (+1)	V _{REF} - 250mV	V _{REF}	V _{REF} + 250mV	V	No Load. 429 Mode.
V _{NULL}	Output Voltage NULL. (0)	-250	-	+250	mV	No Load. 429 Mode.
V _{OL}	Output Voltage LOW. (-1)	-V _{REF} - 250mV	-V _{REF}	-V _{REF} + 250mV	V	No Load. 429 Mode.
I _{CT} + -	Timing Capacitor Charge Current C _A (+1) C _B (-1) C _A (-1) C _B (+1)	-	+200 -200	-	μA μA	No Load. 429 Mode. SYNC = CLOCK = HIGH C _A and C _B held at zero volts.
ISC (+V)	+V Short Circuit Supply Current	-	-	+150	mA	Output short to ground
ISC (-V)	-V Short Circuit Supply Current	-	-	-150	mA	Output short to ground
R _{OUT}	Resistance on each output	-	37.5	-	Ω	Room Temp Only
C _{IN}	Input Capacitor	-	-	15	pF	-

AC ELECTRICAL CHARACTERISTICS

Figure 4 and Figure 5 show the output waveforms for the ARINC 429 and RS-422 modes of operation. The output slew rates are controlled by timing capacitors C_A and C_B . They are charged by $\pm 200\mu\text{A}$ nominal. Slew Rate (SR) measured as $\text{V}/\mu\text{sec}$, is calculated by:

$$\text{SR} = 200/C$$

where C is in pF.




Figure 4: ARINC 429 Waveforms




Figure 5: RS-422 Waveforms

Table 7: AC Electrical Characteristics					
Parameter	Symbol	MIN	MAX	UNITS	NOTES
Output Rise Time A_{OUT} or B_{OUT} $C_A = C_B = 75\text{pF}$ $C_A = C_B = 500\text{pF}$	t_{R1} t_{R2}	1.0 5.0	2.0 15.0	μsec μsec	
Output Fall Time A_{OUT} or B_{OUT} $C_A = C_B = 75\text{pF}$ $C_A = C_B = 500\text{pF}$	t_{F1} t_{F2}	1.0 5.0	2.0 15.0	μsec μsec	
Input to Output Propagation Delay	t_{PNH} t_{PNL}	-	3.0	μsec	See Figure 6 below
A_{OUT} / B_{OUT} Skew Spec.	-	-	500	nsec	




Figure 6: Propagation Delay




Figure 7: Burn In Schematic




Figure 8: Typical Circuitry – Switching Capacitors for High-Speed/Low-Speed Operation

Table 8: Ordering Information

DEI PART NUMBER (2)	MARKING (1)	PACKAGE	TEMP RANGE	PROCESSING
BD429	BD429	16 CERDIP	-55 / +125 °C	CERAMIC BURN IN
BD429-G	BD429 E3 (1)	16 CERDIP G	-55 / +125 °C	CERAMIC BURN IN
BD429A-G	BD429A E4 (1)	16 SOIC WB G	-55 / +85 °C	PLASTIC STANDARD
BD429A1-G	BD429A1 E4 (1)	16 SOIC WB G	-55 / +85 °C	PLASTIC BURN IN
BD429B	BD429B	28 PLCC	-55 / +85 °C	PLASTIC STANDARD
BD429B-G	BD429B E3 (1)	28 PLCC G	-55 / +85 °C	PLASTIC STANDARD
DEI0429-WMS	DEI0429-WMS	16 CSOP	-55 / +125 °C	CERAMIC STANDARD
DEI0429-WMB	DEI0429-WMB	16 CSOP	-55 / +125 °C	CERAMIC BURN IN
DEI0429-EES	DEI0429-EES	28 LCC	-55 / +85 °C	CERAMIC STANDARD
DEI0429-EMS	DEI0429-EMS	28 LCC	-55 / +125 °C	CERAMIC STANDARD
DEI0429-EMB	DEI0429-EMB	28 LCC	-55 / +125 °C	CERAMIC BURN IN

Notes:


1. All packages marked with Lot Code and Date Code. "E3" or "E4" after Date Code Denotes Pb Free category.
2. Suffix legend: -XYZ: X = package code, Y = temperature range code, Z = process flow code.


Table 9: Screening Process

	PLASTIC STANDARD	PLASTIC BURN IN	CERAMIC STANDARD	CERAMIC BURN IN
THERMAL CYCLE MIL-STD-883B M1010.4 Cond. B	NO	NO	10 Cycles	10 Cycles
GROSS & FINE LEAK BURN IN	NO	NO	YES	YES
MIL-STD-883B M1015 Cond. A	NO	160 hrs @ +125 °C	NO	96 hrs @ +125 °C
ELECTRICAL TEST:				
ROOM TEMPERATURE	100%	100%	100%	100%
HIGH TEMPERATURE	100% @ +125 °C	100% @ +125 °C	100% @ +125 °C	100% @ +125 °C
LOW TEMPERATURE	0.65% AQL@-55°C	0.65% AQL@-55°C	0.65% AQL@-55°C	0.65% AQL@-55°C


Table 10: Package Characteristics

PACKAGE TYPE	PACKAGE REF	THERMAL RESIST. $\theta_{JC} / \theta_{JA}$ ($^{\circ}\text{C}/\text{W}$)	JEDEC MOISTURE SENSITIVITY LEVEL & PEAK BODY TEMP	LEAD FINISH MATERIAL / JEDEC Pb-Free CODE	Pb Free DESIGNATON	JEDEC MO
16L CERAMIC DIP	16 CERDIP	35 / 75	HERMETIC	SnPb solder	Not Pb-free	MS-030-AC
16L CERAMIC DIP, GREEN	16 CERDIP G	35 / 75	HERMETIC	Sn Solder Sn96.5/Ag 3/Cu 0.5 e3	Pb Free solder terminals	MS-030-AC
16L SOIC WIDE BODY, GREEN	16 SOIC WB G	25 / 75 (4L PCB)	MSL 1 260 $^{\circ}\text{C}$	NiPdAu e4	RoHS Compliant	MS-013-AA
16L CERAMIC SOP	16 CSOP	23 / TBD	HERMETIC	Au e4	Pb Free solder terminals	na
28L PLCC	28 PLCC	25 / 55 (4L PCB)	MSL 3 235 $^{\circ}\text{C}$	SnPb	Not Pb-free	MS-018-AB
28L PLCC, GREEN	28 PLCC G	25 / 55 (4L PCB)	MSL 3 245 $^{\circ}\text{C}$	Matte Sn e3	RoHS Compliant	MS-018-AB
28L CERAMIC LEADLESS CHIP CARRIER	28 LCC	14 / 60	HERMETIC	Au e4	Pb Free solder terminals	na






16L Cerdip Package Dimensions




16L SOIC WB Package Dimensions


NOTES: 1. ALL DIMENSIONS IN INCH.
2. LEAD COPLANARITY AFTER FORM TO BE WITHIN .004.



28L PLCC Package Dimensions



16L CSOP Package Dimensions



28 CLCC Package Dimensions

DEI reserves the right to make changes to any products or specifications herein. DEI makes no warranty, representation, or guarantee regarding suitability of its products for any particular purpose.