Device Engineering Incorporated

385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com

DEI1148 OCTAL ARINC 429 LINE RECEIVER

FEATURES

- Octal ARINC 429 to TTL/CMOS logic line receivers
- Operates from single +5 V ± 10% or 3.3 V ± 10% power supply
- Operates in high noise environment
 - o Input Common Voltage Range: ± 20 V
 - o 2 V minimum Input hysteresis
- ARINC inputs internally protected to lightning requirements of DO-160 Level A3
- Withstands inadvertent short to 115 Vac on inputs
- Package: 44L MQFP, 13.9mm footprint

PINOUT

PIN	NAME	DESCRIPTION
15, 13, 11, 9, 2, 44, 42, 40	IN[8:1]A	429 INPUTS. ARINC 429 format serial digital data "A" inputs.
16, 14, 12, 10, 3, 1, 43, 41	IN[8:1]B	429 INPUTS. ARINC 429 format serial digital data "B" inputs.
5	TESTAA	LOGIC INPUT. Test input A (+) for odd channels.
6	TESTAB	LOGIC INPUT. Test input A (-) for odd channels.
7	TESTBA	LOGIC INPUT. Test input B (+) for even channels.
8	TESTBB	LOGIC INPUT. Test input B (-) for even channels.
19, 21, 23, 25, 32, 34, 36, 38	OUT[8:1]A	LOGIC OUTPUTS. CMOS/TTL format serial digital data "A" outputs.
18, 20, 22, 24, 31, 33, 35, 37	OUT[8:1]B	LOGIC OUTPUTS. CMOS/TTL format serial digital data "B" outputs.
29	VDD	POWER INPUT. 5 V OR 3.3 V.
27	VSS	POWER INPUT. Ground.




Figure 1 DEI1148 Pinout

FUNCTIONAL DESCRIPTION


The DEI1148 is a BiCMOS device which contains eight differential line receivers. Each receiver channel translates incoming ARINC 429 data bus signals (tri-level RZ bipolar differential modulation) to a pair of TTL/CMOS logic outputs. Each channel operates independently and meets the requirements of the ARINC 429 Digital Information Transfer Standard. Refer to Figure 2 DEI1148 Block Diagram and Truth Table.

The device is designed to operate in a high noise environment. Inputs are accepted over a ±20 V common mode voltage range and the receivers provide over 2 Volts of hysteresis. Circuit speed is optimized to reject high frequency transients.

The DEI1148 device provides logic level TEST inputs for built in system test. There are two TEST input ports, each force the outputs of four receivers to the specified ZERO, ONE or NULL state. The ARINC inputs are ignored when the device is in test mode.

The ARINC inputs incorporate on-chip lightning protection by use of high value resistors on the inputs to minimize IR heating. The resistors have dielectric isolation to withstand the voltage transients. The inputs withstand lightning induced transients up to and including DO160 Level 3 pin injection levels. Higher levels can be achieved with the addition of external TVS devices between the inputs and VSS, or alternately, TVS devices in combination with series current limiting resistors between the ARINC bus and the IC/TVS node. The series resistors reduce the power requirement and size of the TVS. Resistor values up to 10K ohms are feasible.

The ARINC inputs withstand inadvertent short to 115 Vac aircraft power without sustaining damage.



	INPUTS			OUTPUTS		
TEST IN	TEST INPUTS ARI			TTL/CMOS		
(TTL/C	MOS)	INPUTS	TTL/CIVIOS		103	
TESTA	TESTB	INA - INB	OUTA	OUTB	Logic	
0	0	Logic +1	1	0	ONE	
0	0	Logic -1	0	1	ZERO	
0	0	NULL	0 0 NULL		NULL	
0	1	Χ	0 1 ZERO		ZERO	
1	0	X	1	0	ONE	
1	1	Χ	0	0	NULL	

Figure 2 DEI1148 Block Diagram and Truth Table

ELECTRICAL DESCRIPTION

Table 1: Absolute Maximum Rating

Tuoto 11 Toostate 17 Tuoto 14 Tuoto 14 Tuoto 11				
PARAMETER	MIN	MAX	UNITS	
Supply Voltage (with respect to VSS)	-0.3	7.0	V	
Storage Temperature	-65	+150	°C	
Input Voltage, continuous (ARINC Inputs)		115	Vac	
Power Dissipation @ 85 °C		800	mW	
Junction Temperature, Tjmax (limited by molding compound Tg)		145	°C	
Peak Body Temperature		260	°C	
Lightning Protection (ARINC 429 Channel Inputs) Waveform 3 (2) Waveform 4, 5A, 5B (2) (3)	-720 -360	+720 +360	V V	
ESD JS-001-2017 HBM	11	В	Class	

Notes:

- 1. Stresses above these limits can cause permanent damage.
- 2. Per DO160, Sect 22 Level 3 pin injection. See Figures 5 7.
- 3. Inputs can be protected to withstand higher stress by adding series resistors and shunt TVS on inputs. Inputs withstand 1500 V Waveform 5A when clipped ≤ 600 V.

Table 2: Recommended Operating Conditions

PARAMETER	SYMBOL	CONDITIONS
Supply Voltage	VDD	+5 V ±10% +3.3 V ±10%
Logic Input Levels	TESTA/B	0 to VDD
Operating Temperature -QES -QMS	Та	-55 to +85 °C -55 to +125 °C

Table 3: Electrical Characteristics

Conditions: Temperature: -55 °C to +85 °C (-QES); -55 °C to +125 °C (-QMS) $VDD = +5 V \pm 10\%$ or 3.3 $V \pm 10\%$

PARAMETER	TEST CONDITION	SYMBOL	MIN	MAX	UNITS
ARINC INPUTS					
$V_A - V_B = Logic + 1$	OUTA = 1	V_{+1}	6.5	13	V
$V_A - V_B = Logic - 1$	OUTB = 1	V ₋₁	-6.5	-13	V
$V_A - V_B = Logic Null$	OUTA = 0 OUTB = 0	V_{NULL}	-2.5	2.5	V
Input Hysteresis		V_{HY}	2.0	4.0	V
Input Common Mode Voltage Range	Logic +1, Null, Logic -1	V _{CM}	-20	+20	V
Input Resistance ${\sf IN_A}$ to ${\sf IN_B}$	VDD open, Shorted to VSS or +5 V (1)	R_{IN}	280		kΩ
Input Resistance IN _A or IN _B to V _{SS}	VDD open, Shorted to VSS or +5 V	Rs	140		kΩ
Input Capacitance ${\sf IN_A}$ to ${\sf IN_B}$	VDD open, Shorted to VSS or +5 V (1)	C _{IN}		10	рF
Input Capacitance IN _A or IN _B to V_{SS}	VDD open, Shorted to VSS or +5 V (1)	Cs		10	рF
	LOGIC INPUTS	3			
Logic 0 Voltage		V_{IL}		0.8	V
Logic 1 Voltage		V_{IH}	2.0		V
Logic 0 Current	V _{IL} = 0.8	I _{IL}		25	μA
Logic 1 Current	V _{IH} = 2.0	I _{IH}		25	μA
	LOGIC OUTPUT	rs			
OUTPUT HIGH VOLTAGE TTL	I_{OH} = -5 mA (VDD = 5.0 V) I_{OH} = -5 mA (VDD = 3.3 V) TTL Compatible	V_{OH}	2.4		V
OUTPUT LOW VOLTAGE TTL	I _{OL} = 5mA (VDD = 5.0 V)	V_{OL}		0.4	V
OUTPUT HIGH VOLTAGE CMOS	I _{OH} = 100 μA CMOS Compatible	V _{OH}	V _{DD} – 50mV		V
OUTPUT LOW VOLTAGE CMOS	I _{OL} = 100 μA CMOS Compatible	V _{OL}		V _{SS} + 50mV	V
SUPPLY CURRENT					
VDD Current	Data Rate = 0 MHZ, INA/B = open, OUTA/B = open, VDD = 5.5 V or 3.63 V	I _{DD}	1.5	8.5	mA

Notes:

- 1. Guaranteed by design, not production tested.
- Current flowing into device is positive. Current flowing out of device is negative. All voltages are with respect to VSS unless otherwise noted.

Table 4: Switching Characteristics

PARAMETER	TEST CONDITION (1,2)	SYMBOL	MAX VDD 3.3V	MAX VDD 5V	UNITS
INA/B to OUTA/B Prop Delay	TESTA = TESTB = 0 $C_L = 50 \text{ pF}$	t _ш	1000	900	ns
INA/B to OUTA/B Prop Delay	TESTA = TESTB = 0 $C_L = 50 \text{ pF}$	t _{HL}	1000	900	ns
OUTA/B rise time	10% to 90%, $C_L = 50 \text{ pF}$	t _r	50	25	ns
OUTA/B fall time	10% to 90%, C _L = 50 pF	t _f	50	25	ns
TESTA/B to OUTA/B Prop delay	$C_L = 50 \text{ pF}$	t _{TOH}	100	60	ns
TESTA/B to OUTA/B Prop delay	C _L = 50 pF	t _{TOL}	100	60	ns

Notes:

- Refer to Figures 3 4. Sample tested 1.




Figure 3 ARINC 429 Input to Logic Output Switching Waveform




Figure 4 TEST Input to Logic Output Switching Waveform




Figure 5 DO160 Lightning Induced Transient Voltage Waveform #4 Pin Injection Voc = 300 V, Isc = 60 A.




Figure 6 DO160 Lightning Induced Transient Voltage Waveform #3 Pin Injection Voc = 600 V, Isc = 24 A. Freq = 1 MHZ ±20%

LIGHTNING TRANSIENT NOTES:

- 1. Voc = Peak Open Circuit Voltage available at the calibration point.
- 2. Isc = Peak Short Circuit Current available at the calibration point.
- 3. Amplitude tolerances: +10%, -0%.
- 4. The ratio of Voc to Isc is the generator source impedance to be used for generating the waveforms.




Figure 5 DO160 Lightning Induced Transient Voltage Waveform #5A Pin Injection. Voc = 300 V, lsc = 300 A

ORDERING INFORMATION

Table 5: Ordering Information

DEI PN	MARKING (1)	TEST INPUTS	TEMPERATURE RANGE	PACKAGE	SCREENING
DEI1148-QES-G	DEI1148-QES (e3)	YES	-55/+85 °C	44L MQFP G	Standard
DEI1148-QMS-G	DEI1148-QMS (e3)	YES	-55/+125 °C	44L MQFP G	Standard

Notes:

Table 6: Screening Process

SCREENING	STANDARD		
ELECTRICAL TEST:			
ROOM TEMPERATURE	100%		
HIGH TEMPERATURE	100% @ 85 °C or 125 °C		
LOW TEMPERATURE	0.65% AQL @ -55 °C		

PACKAGE DESCRIPTION

Table 7: Package Characteristics

CHARACTERISTIC	VALUE	
REFERENCE	44L MQFP G	
Θ_{JA} (4 layer PCB with Power Planes)	52 °C/W	
$\Theta_{ m JC}$	12 °C/W	
JEDEC MOISTURE SENSITIVITY LEVEL (MSL)	MSL 3 / 260 °C	
LEAD FINISH MATERIAL / JEDEC Pb-free CODE	Matte Sn e3	
Pb-Free DESIGNATION	RoHS Compliant	
JEDEC REFERENCE	MO-112 VAR AA-11	

^{1.} All packages marked with Lot Code and Date Code. (e3) after Date Code denotes Pb Free category.




Figure 6 44L PQFP Mechanical Outline

DEI reserves the right to make changes to any products or specifications herein. DEI makes no warranty, representation, or guarantee regarding suitability of its products for any particular purpose.